Home
Categories
EXPLORE
True Crime
Comedy
Business
Society & Culture
Health & Fitness
Sports
Technology
About Us
Contact Us
Copyright
© 2024 PodJoint
00:00 / 00:00
Podjoint Logo
US
Sign in

or

Don't have an account?
Sign up
Forgot password
https://is1-ssl.mzstatic.com/image/thumb/Podcasts211/v4/d4/65/2a/d4652a68-e960-d428-d4fd-be53ab0ce11f/mza_2779233035219338164.jpeg/600x600bb.jpg
Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Prof. Dr. Tilmann Rabl
24 episodes
11 hours ago
Hardware development continuously advances, with different technologies improving at different paces. While the number of transistors in a CPU package grows, the single-core performance stagnates due to physical limitations. These trends require changes in data processing to keep database management systems efficient. In this lecture, we will take a look at current computer architectures and accelerator technologies and how they can be used for efficient data processing. We will cover CPU and memory architecture, the storage hierarchy, modern memory and storage technologies, such as NVMe, fast interconnects, such as Infiniband, NVLink, and CXL, and accelerators, such as GPUs and FPGAs. The course has a significant practical part, where the students learn to implement data structures and algorithms tailored to hardware-conscious data processing.
Show more...
Courses
Education
RSS
All content for Hardware-Conscious Data Processing (ST 2024) - tele-TASK is the property of Prof. Dr. Tilmann Rabl and is served directly from their servers with no modification, redirects, or rehosting. The podcast is not affiliated with or endorsed by Podjoint in any way.
Hardware development continuously advances, with different technologies improving at different paces. While the number of transistors in a CPU package grows, the single-core performance stagnates due to physical limitations. These trends require changes in data processing to keep database management systems efficient. In this lecture, we will take a look at current computer architectures and accelerator technologies and how they can be used for efficient data processing. We will cover CPU and memory architecture, the storage hierarchy, modern memory and storage technologies, such as NVMe, fast interconnects, such as Infiniband, NVLink, and CXL, and accelerators, such as GPUs and FPGAs. The course has a significant practical part, where the students learn to implement data structures and algorithms tailored to hardware-conscious data processing.
Show more...
Courses
Education
Episodes (20/24)
Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Field Programmable Gate Arrays (2)
1 year ago
1 hour 20 minutes 36 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Field Programmable Gate Arrays
1 year ago
1 hour 18 minutes 20 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Networking
1 year ago
1 hour 17 minutes 14 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Data Processing on GPUs II
1 year ago
1 hour 23 minutes 42 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Data Processing on GPUs I
1 year ago
1 hour 26 minutes 8 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Networking
1 year ago
1 hour 23 minutes 20 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Compute Express Link
1 year ago
1 hour 27 minutes 45 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Storage
1 year ago
1 hour 17 minutes 59 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Non-uniform Memory Access
1 year ago
1 hour 25 minutes 20 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Concurrency and Synchronization
1 year ago
1 hour 24 minutes 44 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Multicore Parallelism (2)
1 year ago
1 hour 22 minutes 52 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Multicore Parallelism
1 year ago
1 hour 23 minutes 35 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Profiling
1 year ago
1 hour 32 minutes 26 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Data Structures
1 year ago
1 hour 8 minutes 28 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Query Execution Models
1 year ago
1 hour 7 minutes 50 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Vectorized Execution (2)
1 year ago
1 hour 21 minutes 36 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Task 1: SIMD Delta Scan
1 year ago
46 minutes 11 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Vectorized Execution
1 year ago
1 hour 11 minutes 12 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Instruction Execution
1 year ago
1 hour 29 minutes 6 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
CPU and Caching
1 year ago
1 hour 23 minutes 2 seconds

Hardware-Conscious Data Processing (ST 2024) - tele-TASK
Hardware development continuously advances, with different technologies improving at different paces. While the number of transistors in a CPU package grows, the single-core performance stagnates due to physical limitations. These trends require changes in data processing to keep database management systems efficient. In this lecture, we will take a look at current computer architectures and accelerator technologies and how they can be used for efficient data processing. We will cover CPU and memory architecture, the storage hierarchy, modern memory and storage technologies, such as NVMe, fast interconnects, such as Infiniband, NVLink, and CXL, and accelerators, such as GPUs and FPGAs. The course has a significant practical part, where the students learn to implement data structures and algorithms tailored to hardware-conscious data processing.