All content for Zero to ASIC Course is the property of Matt Venn and is served directly from their servers
with no modification, redirects, or rehosting. The podcast is not affiliated with or endorsed by Podjoint in any way.
Interviews and news from the world of Open Source Silicon, ASICs and Semiconductors
Crafting open source standard cell libraries with James Stine
Zero to ASIC Course
35 minutes 28 seconds
3 years ago
Crafting open source standard cell libraries with James Stine
00:00 Intro
03:05 Teo's work on optimising adders
04:35 Proppy's work with Jupyter notebooks
05:32 Open source is the key to innovation
07:51 GF180
08:10 When teaching the design of standard cell libraries, what do students struggle most with?
10:15 What does he think engineers least understand, but should, about standard cells?
12:14 What is your tool flow?
16:00 How many cells do you need in a library?
19:24 Why do we need another cell library for GF180?
20:40 How far are we in terms of opensource tools from commercial tools?
22:20 Liberate
25:20 Does he think automated layout of standard cells will be competitive with hand layout in nanometer processes?
29:21 Are there any circuit families from the past that deserve new attention with Moore's Law slowing down?
33:10 Any theories on why nVidia would make a 7.5T standard cell library?
Contact James here: james.stine@okstate.edu or on twitter: https://twitter.com/JamesStineJr
Zero to ASIC Course
Interviews and news from the world of Open Source Silicon, ASICs and Semiconductors
